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INTRODUCTION
Embedded systems are becoming increasingly complex and pervasive with each passing day. Applications running in embedded devices demand large compute resources and they have started exploiting the parallelism as the underlying compute infrastructure is becoming more and more powerful (Gay et al., 2003; Marwedel, 2006) . Designer of such applications uses compiler's optimizing transformation on the code (Smith et al., 1992; Raghavan, 2010) ; which if carried out by untrusted compilers, can result in software bugs 1 . Thus, for embedded systems, there is a growing concern to validate the applications before its deployment.
It is important to verify whether the implemented code faithfully represents the intended functionality, which is commonly known as the translation validation process. Here, each individual translation is followed by a validation phase to establish the behavioural equivalence of the source code and the tar-1 As a case in point, consider an unpredictable bug in gcc v4.9.2 https://gcc.gnu.org/bugzilla/show bug.cgi? id=64490 get code (Pnueli et al., 1998; Necula, 2000; Kundu et al., 2008; Rinard and Diniz, 1999) . Verification techniques of applications for embedded systems based on formal models have been well researched over the last two decades (Edwards et al., 1997; Lee and Parks, 1995) . Out of several models proposed, Petri net based models, specially the PRES+ model has been found to be highly suitable for modeling concurrent behavior, simple computation over basic data types (integer, real), modeling general data structure and modeling timing behavior of a parallel application. This model allows tokens to carry information (Cortés et al., 2000) and it has a well-defined semantics for precise representation of systems.
A major limitation of these methods is that they can verify only structure preserving transformations and invariably fails for schedulers that alter the control structure of a program (Camposano, 1991) . To alleviate this shortcoming, a path based equivalence checker for the FSMD models (which are essentially sequential control and data flow graphs (CDFGs)) was proposed in (Karfa et al., 2012) which was later modified to handle more sophisticated uniform, nonuniform code motions and code motions across loops in (Banerjee et al., 2014) . They, however, cannot handle thread-level parallelizing transformations mainly because FSMD, being a sequential mode of computation, cannot capture a parallel behaviour straightway.
The work described in (Bandyopadhyay et al., 2012) proposed a translation algorithm from a PRES+ model to an FSMD model and then used the existing FSMD equivalence checker of (Karfa et al., 2012) to establish an equivalence between the initial and the optimized versions of a program, modeled using the PRES+ formalism. However, in this method, the model construction from the original programs was a manual process. The authors of (Voron and Kordon, 2008 ) reported a method for automated construction of Petri net models from a high-level language program where the source program is converted into an intermediate representation form such as, abstract syntax tree, for various modules. However, in their method, only control structure is captured, and the data flow analysis is not performed. We present a technique for automated construction of value based PRES+ models (Cortés et al., 2000) from parallel programs capturing both control and data flow. Subsequently the PRES+ model is used for formal verification of two programs. The major contributions in this paper are as follows:
1. The proposed approach captures maximal block level and instruction level parallelism during PRES+ model construction.
2. Our verifier is generic and portable as the underlying model is generic. For instance, we have demonstrated that it is possible to integrate an FSMD based equivalence checker (Banerjee et al., 2014) to accept our PRES+ model for program validation. For this purpose, we have used a PRES+ to FSMD translator (Bandyopadhyay et al., 2012) . One can seamlessly integrate a PRES+ based checker with our model instead of an FSMD based one to build yet another validator.
The experimental results demonstrate the efficiency of the tool.
Rest of the paper has been organized as follows. The automated construction of PRES+ model from high-level language programs is mentioned in section 2. The results obtained when the procedure was tested on some examples can be found in section 3. The paper is finally concluded in section 4.
AUTOMATED PRES+ CONSTRUCTION METHOD
We demonstrate our automated model construction method in the following subsection. The functional modules are depicted in Algorithm 2 -Algorithm 5 with Algorithm 1 being the top level module.
A Brief Example
Figure 1 (a) depicts a simple parallel program which can be easily converted to a 3 address code along with the basic block information as shown in Figure 1(b) using tools like flex and bison. The function creatPRES (Algorithm 1) checks the properties of each basic block. For the basic block bb2, the function creatPRES calls the function subNetForAssignMentBB (Algorithm 2). The function subNetForAssignMentBB constructs a data dependency graph (DDG) for bb2. Then, the function performs the reaching definition analysis on the DDG that results in sets of instruction-level parallel statements in bb2. For each member in the set of parallel statements, the method creates places for each operands, i.e., {p 1 , p 2 } shown in Figure 2 . Next, the function constructs the transitions and out-places. Now, the transitions and out-places of the sub-net of the PRES+ model are {t 1 ,t 2 } and {p 3 , p 4 }, respectively. Then the function subNetForAssignMentBB (Algorithm 2) identifies that there are two basic block information associated with goto statement, i.e., bb4 and bb6. The function subNetForAssignMentBB identifies the basic blocks bb4 and bb6 as parallel blocks. Then the control goes to the caller function, creatPRES (Algorithm 1). which checks that set of parallel blocks is non empty. Hence, it calls the function subnetForParallelBB (Algorithm 5). In this example, there are also two parallel basic blocks, bb4 and bb6 respectively. For bb4, the function subnetForParallelBB identifies that bb4 is a condition containing block. Therefore, it calls the function subnetForCondBB (Algorithm 3). The function subnetForCondBB identifies the conditional statement in three address code and the operator used in the condition. For each operands of the condition, two mutually exclusive transitions are created having one pre-place. Then for each transition one post is created. Then it identifies that the basic block information associated with goto statement, e.g., bb3 whose id is less than the id of currently processed basic block i.e., bb4. Hence bb3 is inferred as loop containing basic block. For the block bb3, the function subnetForCondBB (Algorithm 3) calls the function subnetForLoopBB which in turn calls the function subNetForAssignMentBB (Algorithm 2). Then for each element in bb3, the function constructs a loop variable sets. For each of these member in the set, the function computes the used-defined variable pairs. In this example, the variable associated with 1 i n t i =1 , j =1 , k ; 2 # pragma s c o p 3 w h i l e ( i <=10) 4 i ++; 5 w h i l e ( j <=10) 6 j ++; 7 # pragma s c o p 8 k= i + j ; 9 r e t u r n k ; (a) int k,j,i; <bb2>: i = 1;j = 1; goto <bb3>; goto <bb5>; <bb3>: i = i + 1; <bb4>:
if (i <= 9) goto <bb3>; else goto <bb7> ; <bb5>: j = j + 1; <bb6>:
if (j <= 9) goto <bb5>; else goto <bb7>; <bb7>: k = i + j; the place p 5 corresponds to the used-defined pair; therefore, the place p 5 contains a back edge. Next the function subnetForParallelBB (Algorithm 5) processes the basic block bb6 in identical manner. Then the control goes to the caller function. For the block bb7, the caller function calls the function subNetForAssignMentBB (Algorithm 2) and then it constructs the corresponding subnet. Finally, all the PRES+ subnets are attached according to the updated symbol table information. If the same variable is associated with two different places, those two places are then merged into a single place. In Figure 2 , the place p 3 is merged with p 5 as the variable i is associated with both the place p 3 and p 5 . Symbolically, it is represented as p 3 p 5 . In Figure 2 , the dotted arrow between the place to place indicates the merging operation. The graphical representation is depicted in Figure 2 .
EXPERIMENTAL RESULTS
The tool has been tested on parallel examples on a 2.0 GHz Intel(R) Core(TM)2 Duo CPU machine (using only a single core). We have carried out the experiments on a set of parallel examples in a systemic manner. Here, we have transformed five sequential programs into parallel programs using a prominent thread-level parallelizing compiler PLuTo (Bondhugula et al., 2008 b) MINANDMAX-P: Computes sum of the maximum of four numbers n 1 , n 2 , n 3 , n 4 and the minimum of the four numbers n 1 , n 5 , n 6 and n 7 (having n 1 as the common element). c) LUP: It computes "LU Decomposition with Pivoting". In this experimentation, we have only taken the pivoting routine which does not contain for each element e in l do 7: P = P ∪ {p}; /* The function takes an element and creates places for every used variable of that element */ 8: T = T ∪ {t}; 9:
for each t in T do 10: /* Construct normalize expression and guard condition using SMT solver*/ 11: end for 12: any array. The detailed functionality of this source program is given in PLuTo example suite (Bondhugula et al., 2008) .
d) DEKKER's and PATTERSON's algorithms:
Implementations of the classical solutions to the mutual exclusion problem of two concurrent processes. Since our mechanism does not handle writable shared variables among parallel threads, we have considered a single process in each of these cases; also we have introduced a series of dummy assignment statements within the critical section. The condition is easily obtainable from 3 address code using SMT solver */ 2: expr = getExpr (b); /* The function returns operator used in the condition */ 3: P = / 0; 4: P = P ∪ {p}; /* The function determines input places for condition */ 5: T 1 = T 1 ∪ {t 1 }; 6: P out 1 = P out 1 ∪ {p out 1 }; 7: Attach p,t 1 , p out 1 ; 8: T 1 = T 2 ∪ {t 2 } 9: P out 2 = P out 2 ∪ {p out 2 }; 10: Attach p,t 2 , p out 2 ; 11: 3. The automated model constructor constructs two PRES+ models -one from the original code and the other from the transformed program. The two PRES+ models are then translated into corresponding FSMD models using (Bandyopadhyay et al., 2012) and finally equivalence checking is carried out using the FSMD equivalence checker of (Banerjee et al., 2014) . It is to be noted that all the above parallel examples do not contain any writable shared variable. rect PRES+ equivalence checking includes path construction time and equivalence checking time. By comparing the numbers in the columns FSMD Eqiv and PRES+ Eqiv, we notice that FSMD equivalence checking time is faster than the PRES+ equivalence checking time because the path construction method of the PRES+ model is complicated compared to the FSMD model (Bandyopadhyay et al., 2016b) . It is also to be noted that earlier FSMD equivalence checker reported in (Banerjee et al., 2014) is not capable of validating thread-level parallelizing transformation. However, FSMD equivalence checking module which is integrated within our automated model constructor is capable of handling those parallelizing transformations. As PRES+ to FSMD translation module uses both symbolic execution as well as serialization technique, FSMD captures parallelism using serialized form.
CONCLUSION
In this work, an automated model construction method is presented for obtaining PRES+ models from high-level languages. Our tool when integrated with the PRES+ to FSMD translator of (Bandyopadhyay et al., 2012) and the FSMD equivalence checker of (Banerjee et al., 2014) provides an end-to-end fully automated verifier for optimizing and parallelizing transformations. An overview of this entire tool is provided here. Through experiments over a set of parallel examples, the efficacy of the verifier, and es- 
